



1/23




FIG. 1.A




FIG. 1.2




FIG. 1.3



4/23




FIG. 1.4

DIGITAL BLOCK DIAGRAM




FIG. 1.5




FIG. 1.6




FIG. 2.0




FIG. 2.1

8/23

$V_{IN} = \text{CONSTANT}$

$V_{OUT} > V_x$




FIG. 2.2

$V_{IN} = \text{CONSTANT}$

$V_{OUT} < V_x$




FIG. 2.3




FIG. 2.4




FIG. 2.5



FIG. 2.6




FIG. 2.7



FIG. 2.8




FIG. 3.1

13/23

A_{i+1}	A_i	Operation
0	0	$R_i = R_{i-1} / 4$
0	1	$R_i = (R_{i-1} + B) / 4$
1	0	$R_i = (R_{i-1} + 2B) / 4$
1	1	$R_i = (R_{i-2} + 3B) / 4$

FIG. 3.2
(Prior Art)

Cin	A_{i+1}	A_i	Operation	$Cout$
0	0	0	$R_i = R_{i-1} / 4$	0
0	0	1	$R_i = (R_{i-1} + B) / 4$	0
0	1	0	$R_i = (R_{i-1} + 2B) / 4$	0
0	1	1	$R_i = (R_{i-2} - 3B) / 4$	1
1	0	0	$R_i = (R_{i-1} + B) / 4$	0
1	0	1	$R_i = (R_{i-1} + 2B) / 4$	0
1	1	0	$R_i = (R_{i-1} - B) / 4$	0
1	1	1	$R_i = (R_{i-1}) / 4$	1

FIG. 3.3
(Prior Art)

Example 1




FIG. 3.4

Example 2




FIG. 3.5




FIG. 4.1

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
0	ARA	CS1	CS0	R/W	RSB2	RSB1	RSB0

BIT	NAME	VALUE FUNCTION
-----	------	----------------

D7	COMMAND Bit, C	0 Must be logic 0 for these commands. 1 These commands are invalid if this bit is logic 1.
----	----------------	---

D6	Access Registers as Arrays, ARA	0 Ignore this function. 1 Access the respective registers, offset, gain, or channel-setup, as an array registers. The particular registers accessed are determined by the RS bits. The register are accessed MSB first with physical channel 0 accessed first followed by physical channel 1 next and so forth.
----	---------------------------------	--

D5-D4	Channel Select Bits, CS1-CS0	00 CS1-CS0 provide the address of one of the two (four for CS5533/34) physical input channels. These bits are also used to access the calibration registers associated with the respective physical input channel. Note that these bits are ignored when reading data register.
-------	------------------------------	---

D3	Read/Write, R/W	0 Write to selected register. 1 Read from selected register.
----	-----------------	---

D2-D0	Register Select Bit, RSB3-RSB0	000 Reserved 001 Offset Register 010 Gain Register 011 Configuration Register 100 Conversion Data Register (Read Only) 101 Channel-Setup Registers 110 Reserved 111 Reserved
-------	--------------------------------	---

FIG. 4.2

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
1	MC	CSRP2	CSRP1	CSRP0	CC2	CC1	CC0

BIT	NAME	VALUE FUNCTION
D7	COMMAND Bit, C	0 These commands are invalid if this bit is logic 0. 1 Must be logic 1 for these commands.
D6	Multiple Conversions, MC	0 Perform fully settled single conversions. 1 Perform conversions continuously.
D5-D3	Channel Setup Register Pointer Bits, CSRP	000 These bits are used as pointers to the Channel-Setup registers. Either a single conversion or continuous conversions are performed on the channel setup register pointed to by these bits. ... 111
D2-D0	Conversion/Calibration Bits, CC2-CC0	000 Normal Conversion 001 Self-Offset Calibration 010 Self-Gain Calibration 011 Reserved 100 Reserved 101 System-Offset Calibration 110 System-Gain Calibration 111 Reserved

FIG. 4.3




FIG. 4.4




FIG. 4.5




FIG. 4.6




FIG. 5.1




FIG. 6.1




FIG. 6.2